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Abstract—This paper proposes a new zero-voltage and zero-
current switching (ZVZCS) full-bridge (FB) three-level DC/DC 
converter (TLDC) with the reduced device count (RDC). The 
merits of the proposed converter with the corresponding 
modulation strategy are concluded as follows. In comparison with 
the zero-voltage-switching (ZVS) FB TLDC, 1) only one blocking 
capacitor is added to realize the ZVZCS strategy, 2) the primary 
circulating current and duty cycle loss can be effectively reduced. 
Also, the wide input voltage range can be satisfied because of 
having two working patterns. More significantly, the proposed 
converter with the corresponding modulation strategy can reduce 
the device count by removing the primary blocking diodes in 
comparison with other ZVZCS FB TLDCs, which would reduce 
the conduction losses of primary power devices and thus increase 
the converter’s efficiency. Finally, experimental results are 
presented to verify the proposed converter with the corresponding 
modulation strategy. 
 
Index Terms—Full-bridge (FB), three-level DC/DC converter 
(TLDC), wide input voltage range, reduced device count (RDC), 
zero-voltage and zero-current switching (ZVZCS). 
 
I. INTRODUCTION 
he three-level (TL) DC/DC converter (TLDC) is one of the 
most attractive candidates for the high voltage applications 
because the voltage stress on the primary power switches is 
only half of the input voltage (Vin/2) in the TLDC [1-3]. So far, 
many studies about the TLDC have been carried out. A novel 
four-switch TLDC with a compact circuit structure was 
proposed in [4]. Based on [4], new input-parallel output-parallel 
TLDCs with minimized and balanced currents on input 
capacitors were proposed in [5] and several new TLDCs were 
proposed in [6] with the major merits of extended zero-voltage-
switching (ZVS) range and compact circuit structure for the 
industrial applications. Besides, the full-bridge (FB) TLDC 
with a balanced power device current based modulation 
strategy was proposed in [7]. 
The TLDCs mentioned above can all obtain ZVS, but they 
have some drawbacks including high duty cycle loss, high 
circulating current, and limited soft switching range. To solve 
these problems, some new TLDCs with zero-voltage and zero-
current switching (ZVZCS) were proposed [8-13]. In [8], a 
ZVZCS half-bridge (HB) TLDC with a secondary active clamp 
circuit and a simple phase-shift control was proposed. Several 
ZVZCS TLDCs with simple circuit structures by removing 
clamping diodes were proposed in [6]. In [6], a phase-shift 
control is applied to these proposed ZVZCS TLDCs. In addition, 
reference [9] proposed a hybrid ZVZCS HB TLDC with two 
transformers and the resonant tank, in which the duty ratio 
control is used to adjust the output voltage. A new ZVZCS HB 
TLDC with a wide soft switching range and a compact structure 
was proposed in [10]. However, the HB converter is normally 
not suitable for higher power applications because of the high 
current stress on the primary power devices in comparison with 
the FB converter. A ZVZCS dual bridge TLDC with phase-shift 
control was proposed in [11], in which two four-switch ZVZCS 
HB TLDCs are connected in parallel. Besides, a hybrid ZVZCS 
FB TLDC with duty ratio control and a ZVZCS FB TLDC with 
phase-shift control were proposed in [12] and [13], respectively, 
for high power applications. Unfortunately, these ZVZCS FB 
TLDCs all need to add the blocking diodes for resetting the 
primary current and realizing zero-current-switching (ZCS), 
which would thus cause extra power losses. Consequently, it is 
still a valuable work to design a ZVZCS FB TLDC with a lower 
device count and higher efficiency. 
In this paper, a new ZVZCS FB TLDC with the 
corresponding modulation strategy is proposed, which 
maintains the merits of the ZVZCS TLDC that reducing the 
primary circulating current and duty cycle loss. More 
significantly, compared with other ZVZCS FB TLDCs, the 
proposed converter can not only satisfy the wide input voltage 
range but also reduce conduction losses of the primary power 
devices due to the reduced device count (RDC) by removing the 
blocking diodes. The circuit structure, operation principles, and 
performances of the proposed converter are discussed. Finally, 
experimental results are presented to verify the proposed 
converter with the corresponding modulation strategy. The 
proposed converter can be applied to many industrial 
applications with the high input voltage, such as step-down 
stage DC/DC converter after 3φ power factor correction and 
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2
DC interfaces for microgrids. 
II. CIRCUIT STRUCTURE AND OPERATION PRINCIPLE 
Fig. 1 shows the circuit structure of the proposed converter. 
It needs to be mentioned that: in comparison with the 
conventional ZVS FB TLDC in [7], the proposed converter 
adds one more blocking capacitor Cb as marked in Fig. 1 and 
thus have a little more complex circuit structure. However, the 
proposed converter belongs to the ZVZCS converter, which 
means that it can solve the drawbacks of the conventional ZVS 
converter including the high duty cycle loss and high circulating 
current. 
In Fig. 1, Ci1 and Ci2 are two input capacitors which split the 
input voltage Vin into two voltages (V1 and V2); S1 - S8 are 
primary power switches; D1 - D8 are body diodes of S1 - S8; C1 
- C8 are parasitic capacitors of S1 - S8; Cs1 and Cs2 are two flying 
capacitors; D9 - D12 are four clamping diodes; Tr is the isolation 
transformer; Lr is the leakage inductance of Tr; n is the turns 
ratio of Tr; Dr1 - Dr4 are output rectifier diodes; Lo and Co are 
output filter inductor and capacitor, respectively. In addition, 
Vin is the input voltage; Vab is the voltage between point a and 
b; ip is the primary current of Tr; Vcb is the voltage on Cb; iLo is 
the current on Lo; Vo and Io are the output voltage and current. 
 
 
Fig. 1. Circuit Structure of proposed converter. 
 
To simplify the following analysis, several assumptions are 
made as 1) all power switches and diodes are ideal; 2) Ci1, Ci2 
and Cs1, Cs2 are large enough to be considered as the voltage 
sources with Vin/2; and 3) Lo is large enough to be considered 
as a constant current source. 
Fig. 2 shows the proposed modulation strategy with 
converter’s key waveforms, in which drv1 – drv8 are the driving 
signals of S1 - S8; d is the duty ratio in one switching period Ts; 
α is the phase-shift time. The proposed modulation strategy is 
composed of two working patterns, which can thus satisfy the 
wide input voltage range. 
 
(a) 
 
(b) 
Fig. 2. Proposed corresponding modulation strategy. (a) Working pattern I. (b) 
Working pattern II. 
 
1) Working pattern I is used for the low input voltage. In the 
working pattern I, α is kept at a constant value. By adjusting the 
value of the duty ratio d, the time length of the third-level 
voltages (Vin and -Vin) as marked by the red color in Fig. 2(a) 
can be changed, which would thus change the output voltage Vo. 
In practical applications, the duty cycle 0.5 minus the dead time 
divided by Ts is set for driving signals of power switches S2, S3, 
S5, S6, S7, and S8; the duty ratio d would be obtained by the 
calculation from the control loop and is set for driving signals 
of power switches S1 and S4. 
2) Working pattern II is used for the high input voltage after 
the duty ratio d reduces to zero with the increasing of the input 
voltage. By adjusting the value of the phase-shift time α, the 
time length of the second-level voltages (Vin/2 and -Vin/2) as 
marked by the blue color in Fig. 2(b) can be changed, which 
would thus change the output voltage Vo. In practical 
applications, the duty ratio of drv1 and drv4 are set at zero; the 
duty cycle 0.5 minus the dead time divided by Ts is set for 
driving signals of power switches S2, S3, S5, S6, S7, and S8; the 
phase-shift time α would be obtained by the calculation from 
the control loop. 
Fig. 3 presents equivalent circuits during the time period [t0 
- t9] in the working pattern I shown in Fig. 2(a). 
Stage 1 [t0 – t1]: During this stage, S1, S2, S7, and S8 are all in 
on-state, so Vab equals to Vin and the input power transfers to the 
load through Dr1 and Dr4. The primary current ip is Io/n and Vcb 
increases with the change rate given as (1). 
  
                               (a)                                                           (b) 
  
                               (c)                                                           (d) 
  
                               (e)                                                           (f) 
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                               (g)                                                           (h) 
 
(i) 
Fig. 3. Equivalent circuits in working pattern I. (a) [t0-t1]. (b) [t1-t2]. (c) [t2-t3]. 
(d) [t3-t4]. (e) [t4-t5]. (f) [t5-t6]. (g) [t6-t7]. (h) [t7-t8]. (i) [t8-t9]. 
 
cb o
b
dV I
dt n C


                                   (1) 
Stage 2 [t1 – t2]: At t1, S1 is turned off, C1 and C4 start to be 
charged and discharged, respectively. 
Stage 3 [t2 – t3]: At t2, the voltage on C4 decreases to 0 V and 
the voltage on C1 increases to Vin/2. Therefore, D9 conducts, 
which clamps the voltage on C4 at 0 V. During this stage, Vab is 
equal to Vin/2 and ip remains Io/n. 
Stage 4 [t3 – t4]: At t3, S8 is turned off. C5 and C8 start to be 
discharged and charged. ip is not enough to provide the output 
current Io and starts to decrease. Accordingly, Dr1, Dr2, Dr3, and 
Dr4 would conduct simultaneously, which clamps both the 
primary and secondary voltage of the transformer at 0 V. 
Stage 5 [t4 – t5]: At t4, the voltage on C5 decreases to 0 V and 
the voltage on C8 increases to Vin/2. Therefore, D12 conducts 
and clamps the voltage on C5 at 0 V, which means S5 can be 
turned on with ZVS. During this stage, the voltage on Lr is -Vcb, 
so ip decreases with the change rate given as (2). The time 
period [t4 – t5] can be obtained by (3) approximately. 
p cb
r
di V
dt L
                                       (2) 
5 4
_ max
r o
cb
L I
t t
n V

 

                                 (3) 
Stage 6 [t5 – t6]: At t5, the primary current ip decreases to 0 A. 
Therefore, S2 and S7 can be turned off with ZCS during this 
stage. 
Stage 7 [t6 – t7]: At t6, S3 S4, S6 are all turned on. S4 can be 
turned on with ZVS. Then, C3, C6 are discharged and C2, C7 are 
charged. The primary current ip starts to decrease. 
Stage 8 [t7 – t8]: At t7, the voltage of C3, C6 decrease to 0 V 
and the voltage of C2, C7 increase to Vin/2. During this stage, the 
primary current ip decreases rapidly with the change rate given 
as (4). 
( )p in cb
r
di V V
dt L

                                      (4) 
Stage 9 [t8 – t9]: At t8, the primary current ip decreases to the 
negative reflected output current -Io/n. Then, Dr1, Dr4 become 
off-state, the input power is transferred to the load through Dr2, 
Dr3. 
At t9, S4 is turned off. The second half cycle [t9 – t17] starts. 
The analysis during [t9 – t17] is similar to that during [t1 – t9], 
which is not repeated here. The equivalent circuits and related 
analysis of the working pattern II are similar to that in the 
working pattern I as above, which is not repeated here. 
III. BRIEF DISCUSSION 
A. Selection of Blocking Capacitor 
The selection of the blocking capacitor is mainly decided by 
the primary current reset time and the leakage inductance of the 
transformer. According to the required maximum reset time 
named Treset_max, the needed capacitance of the blocking 
capacitor can be approximately obtained by (5) if the energy 
stored in the blocking capacitor is much higher than the energy 
stored in the leakage inductance. 
_ max
2
reset
b
r
T
C
L
 


                                   (5) 
From equation (5), it can be also observed that the reset time 
is positively proportional to the transformer’s leakage 
inductance and the blocking capacitor’s capacitance. However, 
it needs to be mentioned that the voltage stress on the blocking 
capacitor is negatively proportional to the blocking capacitor’s 
capacitance. 
B. Soft Switching Performances 
For the inner power switches S2, S3, S6, S7: 1) S2, S3, S6, S7 can 
be turned off after ip is reset to 0 A. Therefore, with the proper 
design, S2, S3, S6, S7 can realize ZCS turn-off in a wide load 
range. 2) When S2, S3, S6, and S7 are turned on, the leakage 
inductance of the transformer Lr limits the change rate of ip from 
0 A, which would thus reduce the turn-on losses. However, the 
energy stored in the parasitic capacitors of S2, S3, S6, S7 would 
lose at the turn-on. 
For the outer power switches S1, S4, S5, S8: 1) The maximum 
voltage on S1, S4 at the turn-on are 2*Vcb and Vcb is relatively 
small in comparison with Vin/2, so the switch-on loss of S1, S4 
would be small and it can be said that S1, S4 can realize the 
virtual ZVS turn-on in a wide load range. 2) S5, S8 can also 
realize the ZVS turn-on. Although S5, S8 would lose the ZVS 
turn-on at the light load, only the energy stored in the parasitic 
capacitors of S5 and S8 would lose at the turn-on because the 
primary current ip is reset to 0 A. 3) S1, S4, S5, S8 are turned off 
at the hard switching. 
Table I presents a theoretical comparison of the ZVS range 
between other ZVZCS FB TLDCs and the proposed converter. 
TABLE I. COMPARISON OF ZVS RANGE 
Item 
Hybrid 
ZVZCS FB 
TLDC [12] 
Conventional 
ZVZCS FB 
TLDC [13] 
Proposed 
converter 
ZVS 
Range 0
I   
2
j
in
r
C
n V
L
 

 j
in
r
C
n V
L
   
2
j
in
r
C
n V
L
 

 
Note: Cj is the capacitance of the parasitic capacitors of low-voltage power 
switches. 
C. Comparison with Other ZVZCS TLDCs 
(1) Comparison of device counts of main primary power 
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devices 
Table II presents comparison results about device counts of 
the main primary power devices between other ZVZCS TLDCs 
and the proposed converter. From Table II, the following points 
can be observed. 1) Although the hybrid ZVZCS FB TLDC has 
the lowest device count of main primary power devices, it needs 
two power switches with high voltage stress (Vin) as marked in 
Table II. The primary power switches in the conventional 
ZVZCS FB TLDC and proposed converter only needs to 
withstand half of the input voltage (Vin/2). 2) More importantly, 
by removing the blocking diodes, the proposed converter 
reduces the device count of primary power devices as marked 
in Table II and thus has a more compact circuit structure. 
(2) Comparison of conduction power losses of primary power 
devices 
Fig. 4 presents the equivalent circuits when resetting the 
primary current to 0 A in the positive side. 
  
                               (a)                                                           (b) 
 
(c) 
Fig. 4. Equivalent circuits during ip reset. (a) Hybrid ZVZCS FB TLDC. (b) 
Conventional ZVZCS FB TLDC. (c) Proposed ZVZCS FB TLDC. 
 
From Fig. 4, the following points can be observed. 1) In other 
ZVZCS FB TLDCs as highlighted in Figs. 4(a) and 4(b), the 
blocking diodes in series with the primary main power switches 
need to be added to reset the primary current, which would 
cause extra conduction losses because the primary current ip 
would also go through these blocking diodes. However, 2) there 
is no need to add blocking diodes in the proposed converter with 
the corresponding modulation strategy because the clamping 
diodes can be also used as the blocking diodes as highlighted in 
Fig. 4(c). Therefore, the proposed converter can effectively 
reduce the conduction losses due to reduced device count and 
thus increase the converter’s efficiency in comparison with 
other ZVZCS FB TLDCs. 
Fig. 5 presents comparison results about calculated 
conduction losses of the main primary power devices based on 
the circuit parameters listed in Table II. 
  
                           (a)                                                           (b) 
Fig. 5. Comparison results of calculated conduction losses of main primary 
power devices (Vo = 50 V, Po = 1 kW). (a) Vin = 300 V. (b) Vin = 450 V. 
Note: 1. Conduction losses of primary power switches and clamping diodes. 2. 
Conduction losses of blocking diodes. 3. Total conductions losses of main 
primary power devices (1+2). 
IV. EXPERIMENTAL VERIFICATION 
A 1 kW prototype of the proposed converter is established, 
whose circuit parameters are listed in Table III. Fig. 6 presents 
the photo of the experimental set-up and hardware of the 
proposed converter. 
      
                                        (a)                                               (b) 
Fig. 6. (a) Experimental set-up. (b) Hardware of proposed converter. 
 
Fig. 7 presents the diagram about the implementation of the 
proposed modulation strategy, in which the conventional 
proportional-integral PI control algorithm is utilized to 
calculate the duty ratio d and phase-shift time α. As shown in 
Fig. 7, the working pattern I is used for the low input voltage by 
adjusting the duty ration d from maximum value dmax to 0; when 
d decreases to 0 due to the increase of the input voltage, the 
working pattern II would be used for the higher input voltage 
by adjusting the phase-shift time α. 
 
Fig. 7. Diagram about implementation of proposed modulation strategy. 
 
 
TABLE II. COMPARISON RESULTS OF DEVICE COUNTS 
Item Device Count of Half-bridge Structure Device Count of Full-bridge Structure 
Hybrid Resonant 
ZVZCS TLDC [9] 
HB ZVZCS 
TLDC [10] 
ZVZCS Dual 
Bridge TLDC [11] 
Hybrid ZVZCS 
FB TLDC [12] 
Conventional ZVZCS 
FB TLDC [13] 
Proposed 
Converter 
Power switch Vin 0 0 0 2 0 0 
Vin/2 4 4 8 4 8 8 
Blocking diode or switch 2 2 4 2 4 0 
Clamping diode 2 0 0 2 4 4 
Blocking capacitor 1 1 2 1 1 1 
Flying capacitor 1 0 0 1 2 2 
Transformer 2 1 2 1 1 1 
Total device counts 12 8 16 13 20 16 
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Fig. 8 presents the experimental results including Vab, Vo, ip, 
and iLo. 
  
                               (a)                                                           (b) 
Fig. 8. Experimental results including Vab, Vo, ip, and iLo (Vo = 50 V, Po = 500 
W). (a) Working pattern I (Vin = 300 V). (b) Working pattern II (Vin = 450 V). 
 
From Fig. 8, it can be observed that the primary current ip can 
be reset to zero with no blocking diode in both two working 
patterns, which would thus reduce the primary circulating 
current and power losses. 
Figs. 9 - 10 present soft switching performances in the 
working pattern I and II, respectively. In Figs 9 - 10, VGS_S4, 
VGS_S5, and VGS_S7 are driving signals of S4, S5, and S7; VDS_S4, 
VDS_S5, and VDS_S7 are drain-source voltages of S4, S5, and S7. 
From Figs. 9 - 10, it can be observed that: 1) S4 can realize the 
virtual ZVS turn-on; 2) S5 can realize the ZVS turn-on; 3) S7 
can realize the ZCS turn-off. 
     
                              (a)                                                         (b) 
 
(c) 
Fig. 9. Soft switching performances in working pattern I (Vin = 300 V, Vo = 50 
V, Po = 500 W). (a) S4. (b) S5. (c) S7. 
     
                              (a)                                                         (b) 
Fig. 10. Soft switching performances in working pattern II (Vin = 450 V, Vo = 
50 V, Po = 500 W). (a) S5. (b) S7. 
 
Fig. 11 presents the experimental results about transition 
performances of the proposed converter, which includes the 
input voltage (Vin), voltages on the two input capacitors (V1, V2), 
and ac component of the output voltage Vo~. 
  
                              (a)                                                           (b) 
Fig. 11. Experimental results about transition performances of proposed 
converter. (a) Vin = 300 V. (b) Vin = 450 V. 
 
In Fig. 11, the output power steps up from 500 W to 1 kW 
and is finally set back to 500 W when the output voltage Vo is 
50 V. From Fig. 11, it can be observed that 1) the voltages 
among the two input capacitors are balanced and 2) there is no 
abnormal voltage spike on the two input capacitors during the 
transitions. 
Fig. 12 presents comparison results about efficiency curves 
among ZVZCS FB TLDCs. The related circuits parameters are 
listed in Table II. From Fig. 12, it can be concluded that the 
proposed converter with the corresponding strategy can 
effectively increase the efficiencies due to removing the 
blocking diodes in comparison with other ZVZCS FB TLDCs. 
It needs to be mentioned that: 1) in order to further improve 
the efficiency of the proposed converter, the output rectifier 
diodes can be replaced by Si or even GaN power switches for 
the synchronous rectification when the input voltage is much 
higher than the output voltage and the input current is much 
lower than the output current; 2) SiC Schottky diode with 
higher rating voltage can be used when the input voltage is high. 
  
(a)                                                         (b) 
Fig. 12. Efficiency results (Vo = 50 V). (a) Vin = 300 V. (b) Vin = 450 V. 
 
V. CONCLUSION 
In this paper, a new zero-voltage and zero-current switching 
(ZVZCS) full-bridge (FB) three-level DC/DC converter (TLDC) 
with the RDC is proposed. The merits of the proposed converter 
with the corresponding modulation strategy include: 1) 
realizing the ZVZCS for the power switches; 2) reducing the 
primary circulating current and duty cycle loss in comparison 
with conventional ZVS FB TLDCs; 3) satisfying the wide input 
voltage range because of having two working patterns; and 4) 
having a more compact circuit structure by removing the 
primary blocking diodes, which would reduce conduction 
losses of the primary power devices and increase the 
converter’s efficiency, in comparison with other ZVZCS FB 
TLDCs. Finally, the proposed converter with the corresponding 
modulation strategy is verified by the experimental results. It 
needs to be mentioned that the main disadvantages of the 
proposed converter are 1) high voltage stress on the output 
rectifier diodes; and 2) hard switching-on for the power 
switches S2, S3, S6, and S7. 
APPENDIX 
TABLE III. MAIN CIRCUIT PARAMETERS 
Item Hybrid ZVZCS 
FB TLDC [12] 
ZVZCS FB 
TLDC [13] 
Proposed 
converter 
Power switches 
(voltage stress) 
Vin IPW90R120C3 / / 
Vin/2 IPW65R045C7 
Blocking diodes IDP30E60 / 
Clamping diodes IDP30E60 
Blocking capacitor (uF) 1 
Turns ratios of Tr 25/8 
Output rectifier diodes FFA40UP35S 
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